VHDL, the IEEE standard hardware description language for describing digital electronic systems, allows engineers to describe the structure and specify the function of a digital system. This work presents the description language and builds a modeling methodology based on successful software engineering techniques.